English  |  正體中文  |  简体中文  |  Items with full text/Total items : 72504/198034
Visitors : 7966098      Online Users : 144
RC Version 5.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ntur.lib.ntu.edu.tw/handle/246246/200704191001033

Title: 0.7 V Manchester carry look-ahead circuit using PD SOI CMOS asymmetrical dynamic threshold pass transistor techniques suitable for low-voltage CMOS VLSI systems
Authors: Chiang, T.Y.;Kuo, J.B.
Contributors: Dept. of Electr. Eng., National Taiwan Univ.
Date: 2005-04
Issue Date: 2007-04-19 12:15:45 (UTC+8)
Relation: IEE Proceedings Circuits, Devices and Systems, 152(2), 123-126
Appears in Collections:[電機工程學系] 期刊論文

Files in This Item:

File Description SizeFormat
01436117.pdf859KbAdobe PDF2252View/Open

All items in NTUR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback