Hardware-Efficient Architecture Design of Wavelet-Based Adaptive Visible Watermarking

Yu-Cheng Fan, Lan-Da Van, Chun-Ming Huang, and Hen-Wai Tsao

Abstract — This paper proposes a hardware-efficient architecture design of wavelet-based adaptive visible watermarking. Our method adopts discrete wavelet transform (DWT) to embed visible watermarking. We perform this algorithm using hardware-efficient architectures that combine operational reduction and resource sharing techniques. Our method provides high quality visible watermarking image and small hardware cost. The experimental results have proven that our method is indeed effective¹.

Index Terms — discrete wavelet transform, resource sharing, visible watermarking, Weber-Fechner law.

I. INTRODUCTION

In this paper, we propose hardware-efficient architecture design of wavelet-based adaptive visible watermarking (Fig. 1). Visible watermarking schemes are important intellectual property right protection mechanisms for digital images and videos that have to be released for certain purposes but illegal reproductions of them are prohibited [1][2]. Visible watermarking techniques protect digital contents in a more active manner, which is quite different from the invisible watermarking techniques [1-5].

Several software based visible watermarking schemes have been presented in the literature; however, only a few hardware schemes have been proposed. In 2004, Mohanty and Ranganathan proposed spatial domain visible watermarking architecture [6]. In 2005, Mohanty presented another watermarking chip that has both visible and invisible discrete cosine transform (DCT) domain watermarking functionalities [7].

Block based DCT domain visible watermarking changes the scaling factors block by block and may result in visual

Fig. 1. Block diagram of wavelet-based adaptive visible watermarking.

discontinuity [8]. Therefore, Hu [8] proposed a wavelet-based visible watermarking to solve this problem. Wavelet-based visible watermarking is applied to JPEG-2000 image and many consumer electronics product. These techniques become more and more important.

However, wavelet-based visible watermarking chip has not been performed until now. In order to develop the efficient hardware architecture of wavelet-based adaptive visible watermarking, we adopt operational reduction and resource-sharing techniques to perform it according to Hu's algorithm [8].

II. HUMAN VISUAL SYSTEM

In order to design well visible watermarking, we shall concern ourselves with psychophysics, i.e., the response of observers to visual stimulus, the response from physiology, or the structure of the visual apparatus. The response of the eye to changes in the intensity of illumination is nonlinear. Consider a background of intensity I surrounds a patch of light of intensity $I + \Delta I$ (Fig. 2). The just noticeable difference (JND) ΔI is to be determined as a function of I . The ratio $\Delta I / I$, called the Weber fraction (Weber-Fechner law), is nearly constant at a value of about 0.02 [9-11]. However, this result does not hold at very low or very high intensities, as illustrated by Fig. 2. When a patch is at very low or very high intensities, the ratio $\Delta I / I$ appears larger value.

According to Weber-Fechner law, we can regard $I + \Delta I$ as

¹ This work was supported by the, National Chip Implementation Center (CIC), National Applied Research Laboratories.

Yu-Cheng Fan is with the Department of Electrical Eng. and Graduate Institute of Electronics Eng., National Taiwan University, Taipei, Taiwan, R.O.C. (e-mail: d9921004@ee.ntu.edu.tw).

Lan-Da Van is with the National Chip Implementation Center (CIC), National Applied Research Laboratories, Science-Based Industrial Park, Hsinchu 300, Taiwan, R.O.C.

Chun-Ming Huang is with the National Chip Implementation Center (CIC), National Applied Research Laboratories, Science-Based Industrial Park, Hsinchu 300, Taiwan, R.O.C.

Hen-Wai Tsao is with the Department of Electrical Eng. and Graduate Institute of Electronics Eng., National Taiwan University, Taipei, Taiwan, R.O.C.

Fig. 2. Weber-Fechner law.

a patch of watermarked image and I as an original image. When the ratio $\Delta I/I$ is greater than Weber fraction, the watermark become visible. The ratio $\Delta I/I$ increases more, the visible watermark becomes more conspicuous.

III. WAVELET-BASED ADAPTIVE VISIBLE WATERMARKING

First of all, host image and watermark is transferred by discrete wavelet transform (DWT) (Fig. 1). Then, luminance characteristics are analyzed according to the image structure of wavelet decomposition. The low frequency sub-band image and the original image have similar histogram characteristics. Luminance affects the coefficients in the low frequency sub-band in wavelet decomposition. According to Weber-Fechner law, the human visual system is sensitive to the change in middle intensity of luminance region and insensitive in very low or very high intensities region. The adaptive visible watermark is designed depend on Weber-Fachner law and characteristics of wavelet domain. The formula

$$C_{ij}' = \alpha_{ij} C_{ij} + \beta_{ij} W_{ij} \quad (1)$$

defines the watermark image is embedded into host image. C_{ij} is a luminance coefficient in wavelet domain with coordinates i and j . W_{ij} is a watermark coefficient in wavelet domain with coordinates i and j correspond to luminance coefficient. C_{ij}' represents coefficients of watermarked image. α_{ij} is the scaling factor for the host image. β_{ij} is the scaling factor for the watermark image.

In low frequency sub-band, we describe the formula

$$\alpha_{ij,LL} = \frac{|C_{ij}' - C_{ij}|}{C_{ij}} \geq k \cdot \frac{\Delta I}{I} \quad (2)$$

$$\beta_{ij,LL} = 1 - \alpha_{ij,LL} \quad (3)$$

that defines the just noticeable difference condition of visible watermarking. $\alpha_{ij,LL}$ and $\beta_{ij,LL}$ represents the scaling factor for the host image and visible watermark in low frequency wavelet sub-band respectively. k denotes visible strength factor that effect the whether observer can notice the watermark clearly. The range of k is often tuned by watermark designer. The suitable range of k is 2 to 5 in the literature. When visible watermark is designed for printed image, k often gets a larger value (k is 4~5) to appear an

obvious visible watermarking. Otherwise, k gets a smaller value (k is 2 to 4) to appear an indistinct visible watermark.

In the high frequency sub-bands, the wavelet coefficients describe the high frequency characteristics such as edges and textures. High amplitude corresponds to sharp variation and low amplitude represents smooth regions. In [5], a context model is proposed to estimate the distribution of wavelet coefficients. Chang [12] models each wavelet coefficient as a random variable with a Laplacian distribution of zero mean.

$$Laplacian(x, \sigma_x) = \frac{1}{\sqrt{2}\sigma_x} \exp\left(-\frac{\sqrt{2}|x|}{\sigma_x}\right) \quad -\infty < x < \infty \quad (4)$$

σ_x is standard deviation that estimated by a method called context modelling as in [5]. Generally, σ_x is larger in the edge and texture regions, and smaller in the smooth regions.

Edges and textures in high frequency sub-band (frequency orientation=LH, HL, HH) are very sensitivity. Slight change often alters the features of host image. The standard deviation σ_x and scaling factor $\alpha_{ij,r,LH,HL,HH}$ are direct proportion. Therefore, the scaling factor in high frequency sub-band (with level $r=1,2,3,\dots$) $\alpha_{ij,r,LH,HL,HH}$ is smaller in sensitive region. Oppositely, the scaling factor $\alpha_{ij,r,LH,HL,HH}$ is larger in insensitive region such as smooth region. r_{max} is maximal level of wavelet domain. d denotes the decay factor that gives smaller value in level 1 and larger value in higher level.

$$\alpha_{ij,r,LH,HL,HH} = d^{(r_{max}-r)} \cdot \sigma_x \quad (5)$$

$$\beta_{ij,r,LH,HL,HH} = 1 - \alpha_{ij,r,LH,HL,HH} \quad (6)$$

Scaling factors of luminance are calculated to estimating the effect of background luminance afterward. Spatial characteristics are analyzed to characterize the activity level of pixels. The watermark image is embedding by modifying the coefficients of the host image according to scaling factor. Finally, inverse discrete wavelet transform (IDWT) is performed to obtain the visible watermarked image.

IV. HARDWARE-EFFICIENT ARCHITECTURE DESIGN

The overall architecture for the proposed DWT domain visible watermarking is shown in Fig. 3. Host image and watermark is transferred by discrete wavelet transform (DWT) into three-level multi-resolution structures. The host image signal divides into two sequences that one is sequence A (Seq. A) and the other is sequence B (Seq. B). Sequence A is composed of LL₃, LH₃, HL₃, HH₃, LH₂, HL₂, HH₂, and LH₁ sub-band data. Sequence B is made up HL₁ and HH₁ sub-band data. Seq. A and Seq. B have the same patterns length. Two-path parallel processing architecture can reduce the half processing time. Then, de-multiplexers send the signal into difference processing element depend on different sub-bands and decomposition levels. TABLE I

Fig. 3 Wavelet-based visible watermarking architecture.

describes the function of processing element that calculates α_{ij} value. According to human visual system, the range of α_{ij} is 0.92 to 0.96 ($k \Delta I/I$, $k=2-4$). In order to reduce hardware complexity, we adopt eight kinds of $\alpha_{ij,LL}$ value and four kinds of $\alpha_{ij,r,LH,HL,HH}$ value to instead of unlimited α_{ij} value. The intensity of wavelet coefficient also separates into eight regions in LL_3 sub-band and four regions in other high frequency sub-bands. The approximate α_{ij} and β_{ij} instead of complex scaling factor calculation and hardware cost. The TABLE I presents the approximate rule of α_{ij} and β_{ij} calculation.

Observing α_{ij} and β_{ij} , we can use 1-1/16-1/128 (the approximate value is 0.9296875) to replace 0.93 (TABLE I). After reducing, the shift registers and adders can replace all complex multiplication operation. This architecture does not need any multiplier.

Besides, we adopt the resource sharing technique to use the shift registers jointly. We just use five registers (1/8, 1/16, 1/32, 1/64, 1/128) to calculate α_{ij} , β_{ij} . At the same time, α_{ij} and β_{ij} has reduplicate operation. For example, $\alpha_{ij}=1-(1/16+1/128)$, $\beta_{ij}=(1/16+1/128)$. We can reduce the operation (1/16+1/128) adopting hardware sharing. Besides, each α_{ij} has the same term (1-1/16). We can use operation element jointly.

Via a series of numerical reduction, visible watermarking operation is also reduced.

TABLE I
SCALING FACTOR CALCULATION

Discriminate	$\alpha_{ij,LL}$ (Real)	$\alpha_{ij,LL}$ (Approx.)	$\beta_{ij,LL}$ (Real)	$\beta_{ij,LL}$ (Approx.)
$C_{ij} < 100$	0.92	1-1/16-1/64	0.08	1/16+1/64
$100 \leq C_{ij} < 872$	0.93	1-1/16-1/128	0.07	1/16+1/128
$872 \leq C_{ij} < 1095$	0.9375	1-1/16	0.0625	1/16
$1095 \leq C_{ij} < 1233$	0.93	1-1/16-1/128	0.07	1/16+1/128
$1233 \leq C_{ij}$	0.92	1-1/16-1/64	0.08	1/16+1/64

Discriminate (d=0.96)	$\alpha_{ij,r,LH,HL,HH}$ (Real)	$\alpha_{ij,r,LH,HL,HH}$ (Approx.)	$\beta_{ij,r,LH,HL,HH}$ (Real)	$\beta_{ij,r,LH,HL,HH}$ (Approx.)
$C_{ij} < -14$	0.92	1-1/16-1/64	0.08	1/16+1/64
$-14 \leq C_{ij} < 1$	0.93	1-1/16-1/128	0.07	1/16+1/128
$1 \leq C_{ij} < 17$	0.9375	1-1/16	0.0625	1/16
$17 \leq C_{ij}$	0.945	1-1/16+1/128	0.055	1/16-1/128

Discriminate (d=0.96)	$\alpha_{ij,r,LH,HL,HH}$ (Real)	$\alpha_{ij,r,LH,HL,HH}$ (Approx.)	$\beta_{ij,r,LH,HL,HH}$ (Real)	$\beta_{ij,r,LH,HL,HH}$ (Approx.)
$C_{ij} < -6$	0.8832	1-1/16-1/32-1/64-1/128	0.1168	1/16+1/32+1/64+1/128
$-6 \leq C_{ij} < 1$	0.8928	1-1/16-1/32-1/64	0.1072	1/16+1/32+1/64
$1 \leq C_{ij} < 7$	0.9024	1-1/16-1/32	0.0976	1/16+1/32
$7 \leq C_{ij}$	0.912	1-1/16-1/64-1/128	0.088	1/16+1/64+1/128

Discriminate (d=0.96)	$\alpha_{ij,r,LH,HL,HH}$ (Real)	$\alpha_{ij,r,LH,HL,HH}$ (Approx.)	$\beta_{ij,r,LH,HL,HH}$ (Real)	$\beta_{ij,r,LH,HL,HH}$ (Approx.)
$C_{ij} < -3$	0.8464	1-1/16-1/32-1/64-1/128	0.1536	1/16+1/32+1/64+1/128
$-3 \leq C_{ij} < 0$	0.8556	1-1/16-1/32-1/64	0.1444	1/16+1/32+1/64
$0 \leq C_{ij} < 3$	0.8648	1-1/16-1/32	0.1352	1/16+1/32
$3 \leq C_{ij}$	0.874	1-1/16-1/64-1/128	0.126	1/16+1/64+1/128

V. EXPERIMENTAL RESULTS

In order to prove the ability of the wavelet-based adaptive visible watermarking architecture, a series of experiments were conducted. The watermark is shown in Fig. 4. The proposed architecture has been tested on various images. The experimental results are shown in Fig. 5 with "Lena," "Tiffany," "Baboon," and "skylight (Chinese free verse)" images of 256×256×8bits. The former contains mainly smooth regions, edge, and texture, which represent low frequency and high frequency. The visual inspection of the watermarked images proves that watermarking is able to preserve the quality of the image while explicitly proving the ownership. We used signal to noise ratio (SNR) as suggested by [6] to quantify the quality of the watermarked images. We calculated the SNR using the original and the watermarked image. The calculation results show that the SNR for various watermarked images is in the range of 22 dB to 26 dB.

In order to prove the architecture is hardware efficient, we give a comparison results as listed in TABLE II. The direct form DWT-based visible watermarking method [8] needs 24 additions, 12 multiplications, 3 divisions, 1 radical and 2 shift registers operation. However, the proposed method just needs 30 additions and 5 shift registers operation without any multiplication, division and radical operation. The approximate technique, numerical reduction and resource sharing technique reduce a great deal operation and hardware complexity. Therefore, It reveals that our proposed

Fig. 4 Visible watermarking (National Taiwan University)

Fig. 5 Experimental results (a) Lena image, (b) Tiffany image, (c) baboon image, (d) skylight (Chinese free verse).

architectures have characteristics of hardware-efficient and fewer computing operations in TABLE II.

This scheme reduces the hardware complexity and holds high image quality. The experimental results have proven the proposed architecture is indeed hardware-effective.

VI. CONCLUSION

The hardware-efficient architecture design of wavelet-based adaptive visible watermarking is presented in this paper. We develop the efficient hardware architecture of wavelet-based adaptive visible watermarking that adopts approximate technique, numerical reduction and resource sharing technique to reduce hardware complexity. Luminance characteristics are calculated to estimating the effect of background luminance afterward. Local spatial

TABLE II
COMPARISON RESULTS

Parameters	Hu's Method [8]	Proposed Method
Addition	24	30
Multiplication	12	0
Division	3	0
Radical	1	0
Shift Register	2	5

characteristics are analyzed to characterize the activity level of pixels. The watermark image is embedding by modifying the coefficients of the host image according to scaling factor. According to experimental results, our method reduces the hardware complexity and holds high image quality.

ACKNOWLEDGMENT

The authors gratefully acknowledge National Applied Research Laboratories, National Chip Implementation Center (CIC) for technical support and supplying the EDA tools used in the hardware design.

REFERENCES

- [1] I. J. Cox, M. L. Miller, and J. A. Bloom, *Digital Watermarking*, CA: Academic Press, San Diego, 2002.
- [2] C. H. Huang, and J. L. Wu, "Attacking visible watermarking schemes," *IEEE Transactions on Multimedia*, vol. 6, no. 1, pp: 16-30, Feb. 2004.
- [3] Y. C. Fan, W. L. Mao, and H. W. Tsao, "An Artificial Neural Network-Based Scheme for Fragile Watermarking", *IEEE International Conference on Consumer Electronics*, ICCE 2003, pp. 210 - 211, June 17-19, 2003, Los Angeles, California, U.S.A.
- [4] Y. C. Fan, and H. W. Tsao, "A Data Backup Embedding Scheme for Fragile Watermarking", *IEEE International Conference on Informatics Cybernetics and Systems*, ICICS 2003, pp: 1103-1108, Dec. 14-16, 2003.
- [5] Y. C. Fan, and H. W. Tsao, "A Dual Pyramid Watermarking for JPEG-2000," *IEEE The First International Workshop on Information Networking and Applications*, INA 2005, March 28-30, 2005.
- [6] S. P. Mohanty, N. Ranganathan, and R. K. Namballa, "VLSI implementation of visible watermarking for secure digital still camera design," *17th International Conference on VLSI Design*, pp: 1063-1068, Jan. 2004.
- [7] S. P. Mohanty, N. Ranganathan, and K. Balakrishnan, "Design of a low power image watermarking encoder using dual voltage and frequency," *18th International Conference on VLSI Design*, pp: 153 - 158, Jan. 2005.
- [8] Y. Hu, and S. Kwong, "Wavelet domain adaptive visible watermarking," *Electronics Letters*, vol. 37, no. 20, pp: 1219 - 1220, Sept. 2001.
- [9] W. F. Schreiber, *Fundamentals of Electronic Imaging Systems*, Springer-Verlag, Berlin, 1991.
- [10] W. K. Pratt, *Digital Image Processing*, Wiley-Interscience, 2001.
- [11] S. Hecht, "The visual discrimination of intensity and the Weber-Fechner law," *Journal of General Physiology*, 7, 1924, 241.
- [12] S. G. Chang, B. Yu, and M. Vetterli, "Spatially adaptive wavelet thresholding with context modeling for image denoising," *IEEE Transactions on Image Processing*, vol. 9, no. 9, pp: 1522 - 1531, Sept. 2000.

Yu-Cheng Fan (S'00) was born in Hsinchu, Taiwan, R.O.C., on June 6, 1975. He received the B.S. degree in electrical engineering from National Cheng Kung University, Tainan, R.O.C., in 1997, and M.S. degree in electrical engineering also from National Cheng Kung University in 1999. He is currently a graduate student in the Department of Electrical Engineering of National Taiwan University, Taipei, Taiwan, R.O.C., pursuing his doctor's degree. His research interests are consumer electronics, digital watermarking, image and video coding system. In 1999, he received Long-Term (Accr) Paper Awards. He was an elected Chairman of the IEEE NTU Student Branch in 2003. In 2005, he has received IEEE Award for outstanding leadership and service to the IEEE NTU Student Branch.

instrumentation.

Hen-Wai Tsao (M'90) was born in Taipei, Taiwan, R.O.C., in 1953. He received the B.S., the M.S. and the Ph.D degrees in electrical engineering from National Taiwan University in 1975, 1978 and 1990, respectively. Since 1978, he has been with the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C., where he is currently a professor. His main research interests are optical fiber communication system, communication electronics, and electronic

Lan-Da Van (S'98-AM'01-M'02) was born in Miaoli, Taiwan, R.O.C., on Oct. 09, 1972. He received the B.S. (Honors) and the M.S. degree from Tatung Institute of Technology, Taipei, Taiwan, R.O.C. in 1995 and 1997, respectively, and the Ph. D. degree from National Taiwan University (NTU), Taipei, Taiwan, R.O.C. in 2001, all in electrical engineering.

From 1997 to 2001, he was a research assistant at National Taiwan University. From 2001, He is a researcher at Chip Implementation Center (CIC), National Applied Research Laboratories, Hsinchu, Taiwan, R.O.C. His currently research interests are in VLSI architectures, algorithms, and chips for digital signal processing (DSP) and baseband communication systems. This includes the design of high-performance /low-power/area-aware DSP processors, adaptive digital filters, orthogonal transforms, computer arithmetic, platform-based SoC designs, and multidimensional signal processing systems. He has published more than 15 IEEE journal and conference papers in these areas.

Dr. Van was a recipient of the Chunghwa Picture Tube (CPT) and Motorola fellowships in 1996 and 1997, respectively. He won National Taiwan University scholarships in 1997 and 1999. He was an elected vice-chairman and chairman of IEEE NTU Student Branch in 1999 and 2000, respectively. In 2002, he has received IEEE Award for outstanding leadership and service to the IEEE NTU Student Branch. In 2003 and 2004, he was listed in Marquis Who's Who in science and engineering. In 2005, he is a recipient of the Best Poster Award at iNEER Conference for Engineering Education and Research (ICEER). He was a referee of IEEE ISCAS and SCI. Presently, he serves as a reviewer for IEEE Transaction on Circuits and Systems I: Fundamental Theory and Applications, IEEE Transaction on Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transaction on VLSI Systems, IEEE Transaction on Multimedia, IEEE Signal Processing Letters, Elsevier Microelectronics Journal, Elsevier Integration, The VLSI Journal and EURASIP Journal on Applied Signal Processing. He has reviewed over 15 journal/transaction papers in these periodicals.

Chun-Ming Huang is a manager and researcher at Chip Implementation Center (CIC), National Applied Research Laboratories, Hsinchu, Taiwan, R.O.C. His currently research interests are in VLSI design and testing, platform-based SOC design, and multimedia communication. In 2005, he is a recipient of the Best Poster Award at iNEER Conference for Engineering Education and Research (ICEER).