Design Constraints on FSC LCD

I-Yin Li, Member, IEEE, and Jean-Fu Kiang, Member, IEEE

Abstract—Design constraints on field-sequential color liquid crystal displays (LCDs) are proposed and compared with those of conventional color filter LCDs. Application of these constraints to the design of LCD screens is demonstrated.

Index Terms—High-definition television (HDTV), liquid crystal display (LCD), power demand, thin-film transistor (TFT), TV display.

I. INTRODUCTION

C

OMPARING with color filter (CF) liquid crystal displays (LCDs) of the same screen size, the field-sequential color (FSC) LCDs consume less power and can support a finer resolution. Under the same resolution, the pixel size of the FSC LCDs is three times that of the CF LCDs, while its charging time is one-third of the latter [1]. The FSC LCDs display a color image using the technique of temporal color mixture instead of the spatial color mixture; hence, the response of liquid crystal molecules and circuits must be three times faster than those of the CF LCDs.

In 1989, Kaneko developed a pixel model based on an equivalent circuit [2]; however, no design constraints were mentioned. In 1996, a dynamic analysis of an a-Si thin-film transistor LCD (TFT-LCD) pixel was presented by embedding an a-Si TFT model and a liquid crystal capacitance model in the simulation program with integrated circuit emphasis (SPICE) simulator [3], but no design constraints were discussed. Tsukada proposed a theory to analyze LCD subpixels [4], [5], but no systematic design procedure was proposed. In 1998, Tsukada proposed a scaling theory to analyze the gate delay and offset voltage in TFT-LCDs with narrow bus-line width and small pixel capacitance [6].

In 2001, Zhu presented the simulation results of kickback voltage on a-Si TFT-LCDs, with the orientation of liquid crystal molecules controlled by an imposed voltage [7]. Higuchi developed poly-Si TFT-LCDs using a dual-drive technique [8]. In 2006, Tai proposed the concept of operation window based on the mechanisms of charging, holding, coupling, and delay [9], which can be used to determine the pixel storage capacitance and the TFT channel width.

In this paper, an equivalent circuit of a subpixel is used to derive a set of design constraints for FSC LCDs. An operation window is, thus, built to analyze the difference between FSC LCDs and CF LCDs at various screen sizes. The models of pixel and signal line will be described in Section II. The constraints on pixel design will be presented in Section III. The pixel design for FSC LCDs will be proposed in Section IV. The assessment of different screen sizes based on these constraints will be discussed in Section V, which will be followed by the conclusions.

II. MODELS OF PIXEL AND SIGNAL LINE

Fig. 1 shows the equivalent circuit of a pixel, where $C_{\text{LC}}$ and $R_{\text{LC}}$ are the capacitance and resistance, respectively, between the indium-tin-oxide (ITO) and the common electrode of a pixel. The pixel capacitance can be decomposed as [4]

$$C_{\text{px}} = C_S + C_{\text{LC}} + C_{\text{gd}} + C_{\text{pd'}} + C_{\text{pd}} + C_{\text{pg'}} + C_{\text{pg}}$$

where we assume that the parasitic capacitances $C_{\text{gd}}$, $C_{\text{pd'}}$, $C_{\text{pd}}$, $C_{\text{pg'}}$, and $C_{\text{pg}}$ are much smaller than $C_{\text{LC}}$ and the storage capacitance $C_S$

To estimate the loading effect of a pixel on a scan line [9], [10], first calculate the equivalent resistance $R_{\text{scan}}$ as

$$R_{\text{scan}} = \rho_{\text{scan}} \frac{L_{\text{scan}}}{A_{\text{scan}}}$$

where $A_{\text{scan}} = t_{\text{scan}} \times W_{\text{scan}}$ is the cross-sectional area of the scan line, $\rho_{\text{scan}}$, $W_{\text{scan}}$, and $t_{\text{scan}}$ are the resistivity, width, and thickness, respectively, of the scan line, and $L_{\text{scan}}$ is the length of the scan line across a pixel. The load capacitance $C_{\text{scan}}$ can

Manuscript received May 14, 2007; revised October 8, 2007. This work was supported by the National Science Council, Taiwan, R.O.C., under Contract NSC 94-2218-E-002-064. The review of this paper was arranged by Editor H.-S. Tae.

J.-F. Kiang is with the Department of Electrical Engineering and the Graduate Institute of Communication Engineering, National Taiwan University, 106 Taipei, Taiwan, R.O.C. (e-mail: jfkiang@cc.ee.ntu.edu.tw).

Digital Object Identifier 10.1109/TED.2007.912368

Authorized licensed use limited to: National Taiwan University. Downloaded on February 23, 2009 at 01:00 from IEEE Xplore. Restrictions apply.
be approximated as

\[ C_{\text{scan}} \simeq C_{gs} + C_{TFT} + C_{g0} + C_{x1} + C_{gd} + C_{pg} + C_{pg}'. \]

Next, consider the loading effect of a pixel on a data line. The equivalent resistance \( R_{\text{data}} \) can be calculated as

\[ R_{\text{data}} = \rho_{\text{data}} \frac{L_{\text{data}}}{A_{\text{data}}} \]

where \( A_{\text{data}} = t_{\text{data}} \times W_{\text{data}} \) is the cross-sectional area of the data line; \( \rho_{\text{data}}, W_{\text{data}}, \) and \( t_{\text{data}} \) are the resistivity, width, and thickness, respectively, of the data line; and \( L_{\text{data}} \) is the length of the data line across a pixel. The load capacitance \( C_{\text{data}} \) can be approximated as

\[ C_{\text{data}} \simeq C_{x1} + C_{x2} + C_{d0} + C_{gs} + C_{pd}, + C_{pd}. \]

A scan line or a data line can be modeled as a lossy transmission line with the per-unit-length resistance and capacitance of \( R \) and \( C \), respectively. Assume that the signal line has a finite length \( \ell \) and is open circuited at \( z = 0 \), and the driving voltage at \( z = 0 \) is a step function of time, then the waveform at \( z = \ell \) will be [4]

\[ v(\ell, t) = V_s = 1 + \frac{4}{\pi} \sum_{n=1}^{\infty} \frac{(-1)^n}{2n-1} \exp \left[ -\frac{(2n-1)^2 \pi^2}{4RC\ell^2} t \right]. \]

When \( t > RC\ell^2 \), (2) can be approximated as

\[ v(\ell, t) \approx 1 - \frac{4}{\pi} \exp \left( -\frac{\pi^2 t}{4RC\ell^2} \right). \]

Thus, it takes the delay time of 1.03\(RC\ell^2 \), 1.96\(RC\ell^2 \), and 2.25\(RC\ell^2 \) for the voltage at the load to reach \( v(\ell, t)/V_s = 90\% \), \( 99\% \), and \( 99.5\% \), respectively.

III. CONSTRAINTS ON PIXEL DESIGN

As shown in Fig. 1, the voltage \( V_s \) at the display electrode is a function of the data line voltage \( V_d \) as [5], [6]

\[ V_s = \frac{1 - ae^{-t/\tau}}{1 - be^{-t/\tau}} V_d \]

with

\[ a = \frac{V_d - V_{e0}}{V_d - 2(V_s - V_t - V_d)} + \frac{V_d}{2(V_s - V_t - V_d) + V_d - V_{e0}} \]

\[ b = \frac{V_d - V_{e0}}{2(V_s - V_t - V_d) + V_d - V_{e0}} \]

\[ \tau = \frac{C_{\text{px}}}{\beta_0 (V_s - V_t - V_d)} \]

where \( V_s \) is the voltage on the scan line, \( V_t \) is the threshold voltage of the TFT, \( V_{e0} = V_{e}(t = 0) \), and \( \beta_0 = \mu_{\text{eff}} C_g W/L \) is a parameter determined by the TFT geometry and material [4]. The channel width \( W \) and length \( L \) of the TFT are the design parameters to be optimized.

A. Charging Phase

First, express the rise time \( t_r \) in units of \( \tau \) as \( t_r = k_r \tau \), and define the voltage ratio \( r_c = V_c/V_d \), then \( k_r \) can be expressed as

\[ k_r = \ln a - br_c \frac{1}{1 - r_c}. \]

The rise time must be shorter than the period \( T_{\text{row}} \) allocated for displaying one row of pixels, deducting the delay over the scan line, namely

\[ t_r < T_{\text{row}} - T_{\text{delay}} \]

where \( T_{\text{delay}} \) is the maximum allowable delay time over a scan line. Thus, we obtain the first constraint

\[ \frac{W}{L} > \frac{C_{\text{px}}}{\mu_{\text{eff}} C_g (V_s - V_t - V_d) (T_{\text{row}} - T_{\text{delay}})} \]

Note that the delay time along a scan line depends on the TFT parameters. Hence, the maximum allowable delay time must be estimated iteratively, incorporating the other constraints that will be discussed later.

B. Holding Phase

In the holding phase, the charge leaks through the equivalent \( RC \) circuit formed by \( R_{\text{eff}}, R_{\text{OFF}}, \) and \( C_{\text{px}} \), where \( R_{\text{eff}} = V_{ed}/I_{\text{OFF}} \) is the off-resistance of the TFT with \( V_{ed} = V_c - V_d \) [10]. The time constant of the pixel during the holding phase is

\[ \tau_{\text{px}} = \frac{R_{\text{LC}} R_{\text{OFF}}}{R_{\text{LC}} + R_{\text{OFF}}} C_{\text{px}}. \]

The leakage current \( I_{\text{OFF}} \) can be expressed as [10]

\[ I_{\text{OFF}} \simeq \frac{\sigma_D t_{\text{semi}} V_{ed} W}{L} \]

where \( \sigma_D \) and \( t_{\text{semi}} \) are the dark conductivity and thickness, respectively, of the semiconductor layer.

Define the retention ratio in the holding phase as

\[ r = e^{-T_{\text{frame}} / \tau_{\text{px}}}. \]

To display a distortion-free image, the voltage deviation due to leakage must be less than one gray level, which leads to

\[ r > 1 - \frac{1}{2N_{\text{bit}}} \]

where \( N_{\text{bit}} \) is the number of bits. Substituting (4) into (5), we obtain the second constraint

\[ \frac{W}{L} < \frac{C_{\text{px}}}{T_{\text{frame}} 2N_{\text{bit}} \sigma_D t_{\text{semi}}} \]

C. Asymmetric Kickback

At the end of the charging phase, the TFT is turned off and the pixel is switched to the holding phase, the voltage at the gate terminal of \( C_{\text{gd}} \) is pulled low, and the display electrode at the other terminal of \( C_{\text{gd}} \) is pulled low too. By imposing the law of charge conservation and assuming that the scan pulse is a square pulse, a kickback voltage of magnitude [4]

\[ \Delta V_{\text{kh}} = (V_{s,\text{ON}} - V_{s,\text{OFF}}) \frac{C_{\text{gd}} + C_{pg}}{C_{\text{gd}} + C_{pg} + C_{LC}(V_d) + C_S} \]
will appear at the display electrode of the pixel, where \( v_{s, \text{ON}} \) and \( v_{s, \text{OFF}} \) are the voltages on the scan line at the ON and OFF states, respectively. \( C_{gd} \) is the parasitic capacitance between the gate and the drain electrodes of TFT, and \( C_{LC}(V) \) is the voltage across the pixel.

Define the deviation of \( \Delta V_{kb} \) as

\[
\Delta (\Delta V_{kb}) = \frac{\Delta V_{kb, \text{max}} - \Delta V_{kb, \text{min}}}{2} = \frac{(v_{s, \text{ON}} - v_{s, \text{OFF}})(C_{gd} + C_{pg})}{2(C_{gd} + C_{pg} + C_{LC, \text{min}} + C_s)}.
\]

The average of \( \Delta V_{kb} \) can be compensated by tuning the voltage level of the common electrode on the color filter substrate, but the voltage deviation \( \Delta (\Delta V_{kb}) \) tends to induce a residual direct current with a preferred polarity, which will degrade the quality of the liquid crystal. Hence, \( \Delta (\Delta V_{kb}) \) must be constrained by an acceptable residual voltage threshold \( F_{kb} \) as [9]

\[
\Delta (\Delta V_{kb}) < F_{kb}.
\]

The capacitance \( C_{gd} \) can be expressed in terms of \( \tilde{C}_{gd} \), the gate-to-drain capacitance per unit channel width, as

\[
C_{gd} = \tilde{C}_{gd} W.
\]

Substituting (7) and (9) into (8), and assuming \( C_{gd} \ll C_{LC} + C_s \), a third design constraint is derived as (10) shown at the bottom of the page

\[
IV. \ \text{PIXEL DESIGN FOR FSC LCD}
\]

To estimate the delay along a scan line using the lossy transmission line model, first approximate the per-unit-length resistance and capacitance along the scan line as \( R = R_{\text{scan}} / L_{\text{scan}} \) and \( C = C_{\text{scan}} / L_{\text{scan}} \), respectively. If there are \( N_{\text{data}} \) pixels along one scan line, the total length of the scan line will be \( N_{\text{data}} L_{\text{scan}} \). The delay \( t_{d, \text{scan}} \) for the voltage to reach 90% of its intended level can, thus, be calculated as

\[
t_{d, \text{scan}} = 1.03 N_{\text{data}}^2 R_{\text{scan}} C_{\text{scan}}.
\]

This delay must be shorter than the specified \( T_{\text{delay}} \), namely,

\[
t_{d, \text{scan}} < T_{\text{delay}}.
\]

Substituting (1) and (11) into (12), we obtain the fourth constraint on the channel width \( W \) as

\[
W < \frac{(T_{\text{delay}}/1.03 N_{\text{data}}^2 R_{\text{scan}}) - (C_{gg} + C_{x1} + C_{pg} + C_{pg}')}{2 C_{gd} + \epsilon_{\text{insu}} \epsilon_0 L / t_{\text{insu}}}
\]

where \( C_{pg} \simeq C_{gd} = \tilde{C}_{gd} W \), \( C_{TFT} = \epsilon_{\text{insu}} \epsilon_0 W L / t_{\text{insu}} \), and \( \epsilon_{\text{insu}} \) and \( t_{\text{insu}} \) are the relative dielectric constant and thickness, respectively, of the insulator layer.

Similarly, one may substitute \( R = R_{\text{data}} / L_{\text{data}} \) and \( C = C_{\text{data}} / L_{\text{data}} \) into the lossy transmission line model to estimate the delay along a data line. Since a data line runs across \( N_{\text{scan}} \) rows of pixels, the total length of a data line is \( N_{\text{scan}} L_{\text{data}} \); thus, we derive another constraint

\[
W < \left( \frac{T_{\text{delay}}/1.03 N_{\text{scan}}^2 R_{\text{data}}}{C_{gd}} - (C_{x1} + C_{x2} + C_{pd} + C_{pg} + C_{pd'}) \right).
\]
They are related by

\[
\frac{W}{L} \text{hold,FSC} \approx 9 \left( \frac{1 + (\epsilon_{\text{insu}} d_{\text{LC}} / t_{\text{insu}} \epsilon_{\text{LC}}) h_{\text{FSC}}}{1 + (\epsilon_{\text{insu}} d_{\text{LC}} / t_{\text{insu}} \epsilon_{\text{LC}}) h_{\text{CF}}} \right) \frac{W}{L} \text{hold,CF}.
\]

Similar to the derivation of (10), another upper bound of \( W \) based on the asymmetric kickback voltage constraint \( W_{\text{kb,FSC}} \) is derived as (*) shown at the bottom of next page for the FSC LCDs, and the counterpart \( W_{\text{kb,CF}} \) for the CF LCDs is (**) shown at the bottom of the next page.

The kickback voltage is a function of the falling slope of the scan pulse, a steeper slope induces a larger kickback voltage. In this analysis, an infinite slope is assumed to derive the largest possible kickback voltage.

Similar to (11), the scan-line delay \( t_{d,\text{scan,FSC}} \) for the voltage to reach 90% of its intended level can be expressed as

\[
t_{d,\text{scan,FSC}} = 1.03 N_{\text{data,FSC}}^2 R_{\text{scan,FSC}} C_{\text{scan,FSC}}.
\]

Under the same resolution, screen size, and process condition, and assuming that the R, G and B subpixels on the CF screen are aligned horizontally, the scan-line length passing through an FSC pixel will be three times that passing through a CF subpixel; hence,

\[
N_{\text{data,FSC}} = 1/3 N_{\text{data,CF}}, \quad R_{\text{scan,FSC}} \approx 3 R_{\text{scan,CF}},
\]

\[
C_{\text{scan,FSC}} \approx 3 C_{\text{scan,CF}}, \quad \text{and} \quad t_{d,\text{scan,FSC}} \approx t_{d,\text{scan,CF}}.
\]

The data line delay \( t_{d,\text{data,FSC}} \) for the voltage to reach 90% of its intended level can be expressed as

\[
t_{d,\text{data,FSC}} = 1.03 N_{\text{data,FSC}}^2 R_{\text{data,FSC}} C_{\text{data,FSC}}.
\]

Since \( N_{\text{scan,FSC}} = N_{\text{scan,CF}} \), we have \( R_{\text{data,FSC}} \approx R_{\text{data,CF}}, \)

\[
C_{\text{data,FSC}} \approx C_{\text{data,CF}}, \quad \text{and} \quad t_{d,\text{data,FSC}} \approx t_{d,\text{data,CF}}.
\]

Since a scan line drives more pixels than does a data line, \( t_{d,\text{scan}} > t_{d,\text{data}} \); thus, the delay time \( T_{\text{delay}} \) during the charging phase is dominated by the scan-line delay; hence, \( T_{\text{delay,FSC}} \approx T_{\text{delay,CF}} \), namely, both FSC LCDs and CF LCDs have similar delay-time budget.

In summary, the major constraint on the FSC pixel design is the short charging time. On the other hand, the FSC pixel design is less restricted in the holding, asymmetric kickback, and delay mechanisms. Since \( C_{\text{LC,FSC}} = 3 C_{\text{LC,CF}} \) and \( C_{\text{px}} \approx C_{\text{LC}} + C_{\text{S}}, \) the storage capacitance required in the FSC LCDs can be decreased. Since the storage capacitor and the TFT are opaque, smaller \( h \) and \( W \) are preferred. A higher aperture ratio can be realized in the FSC LCDs, which requires lower backlight intensity, and hence, lower power consumption.

V. ASSESSMENT OF DIFFERENT SCREEN SIZES

In this section, the performances of a 30 in wide extended graphics array (WXGA) and a 2.4 in quarter video graphics array (QVGA) LCD will be analyzed. The FSC LCDs and the CF LCDs will be compared in terms of operation window, aperture ratio, and power consumption.

---

Fig. 2. Operation window of 30 in WXGA LCD. (a) FSC LCD. (b) CF LCD. 

---

A. Operation Window

Fig. 2 shows the operation windows of 30 in WXGA LCDs based on the design constraints, where \( W \) is the TFT channel width and \( h = A_{\text{Cs}} / A_{\text{pixel}} \) is the ratio between the size of the storage capacitor and that of the pixel. The operation window of the FSC LCD has relatively low \( h \) and high \( W \) compared with that of the CF LCD, with \( h_{30\text{in,FSC}}> 0.121 \) and \( h_{30\text{in,CF}} > 0.423 \).

If the minimum channel widths, \( W_{30\text{in,FSC}} = 157 \mu \text{m} \) at \( h_{30\text{in,FSC}} = 0.121 \) and \( W_{30\text{in,CF}} = 34 \mu \text{m} \) at \( h_{30\text{in,CF}} = 0.423 \), respectively, are chosen, the maximum aperture ratios (ARs) will be \( A_{R30\text{in,FSC}} = 79\% \) and \( A_{R30\text{in,CF}} = 45\% \). The available AR at different channel widths and area ratios are marked in Fig. 3. The maximum AR of the FSC LCDs is about twice that of the CF LCDs.

The performance parameters of two different LCD screen sizes are summarized in Table I. The lower bound of \( W \) is determined by the charging phase constraint for both screen sizes, but the dominant factors for the upper bound of \( W \) are different.
For the large-size LCDs, the upper bound of $W$ is determined by the holding phase and the scan-line delay constraints. For the small-size LCDs, the asymmetric kickback constraint affects the operation window and cannot be neglected, as shown in Fig. 4.

For 2.4 in QVGA LCDs, the minimum TFT channel widths of the FSC LCD and the CF LCD are 3.59 and 0.93 µm, respectively. At a given $h$, larger $L$ implies larger $W$ based on the holding and charging constraints, and the intercept point of the charging and holding bounds will be moved toward smaller $h$ and larger $W$. In this case, the asymmetric kickback constraint, instead of the holding constraint, will dominate the upper bound of the operation window in the FSC LCDs.

Note that the scan driver can be used to drive the scan line at both ends simultaneously, and the longest delay will occur at the center of the scan line. When using this double-driver technique, $T_{\text{delay}}$ can be reduced to about one quarter that of using conventional single driver.

The pixel area $A_{\text{pixel}}$ is proportional to $C_{\text{px}}$. In the charging phase, larger current is required to charge a larger $C_{\text{px}}$, and the charging current of TFT is determined by the channel width $W$. Thus, there is a positive correlation between the channel width $W$ and the pixel area $A_{\text{pixel}}$.

The capacitive load on a scan line can be reexpressed as

$$C_{\text{scan}} = \left(2\epsilon_{\text{insu}}\epsilon_0\frac{L}{t_{\text{insu}}} + \epsilon_0 \left(\epsilon_{\text{LC}}\frac{L_{\text{scan}}}{d_{\text{LC}}} + \epsilon_{\text{insu}}\frac{W_{\text{data}}}{t_{\text{insu}}}\right)\right)W_{\text{scan}},$$

which leads to

$$\frac{\left[2\left(C_{\text{LC, min, FSC}} + C_{S, FSC}\right)\left(C_{\text{LC, max, FSC}} + C_{S, FSC}\right)F_{\text{kb}}/(v_{s,\text{ON}} - v_{s,\text{OFF}})\left(C_{\text{LC, max, FSC}} - C_{\text{LC, min, FSC}}\right)\right] - C_{\text{pg}}}{C_{\text{gd}}},$$

(*)

$$\frac{\left[2\left(C_{\text{LC, min, CF}} + C_{S, CF}\right)\left(C_{\text{LC, max, CF}} + C_{S, CF}\right)F_{\text{kb}}/(v_{s,\text{ON}} - v_{s,\text{OFF}})\left(C_{\text{LC, max, CF}} - C_{\text{LC, min, CF}}\right)\right] - C_{\text{pg}}}{C_{\text{gd}}},$$

(**)
Thus, the delay time $T_{\text{delay}}$ can be rephrased as

$$1.03N_d^2\rho_{\text{scan}}\frac{L_{\text{scan}}}{t_{\text{scan}}} \left( \frac{B}{W_{\text{scan}}} + D \right)$$

where

$$B = \left( \frac{2C_{\text{gd}} + \epsilon_0 \epsilon_{\text{insn}} \frac{L}{t_{\text{insn}}}}{W} \right) + \epsilon_0 \epsilon_{\text{insn}} \frac{L_{\text{scan}}}{s_{\text{pg}}}$$

$$D = \epsilon_0 \left( \frac{L_{\text{scan}}}{d_{\text{LC}}} + \epsilon_{\text{insn}} \frac{W_{\text{data}}}{t_{\text{insn}}} \right).$$

For 30 in LCDs, signal delays cannot be neglected, and wider scan lines are needed to reduce the delay along the scan lines. For example, if choosing $W_{\text{scan,30 in}} = 20 \, \mu m$ and $W_{\text{scan,2.4 in}} = 5 \, \mu m$, the delay times will be 1.7 $\mu s$ and 17 ns, respectively.

### B. Aperture Ratio

The AR is defined as

$$AR = \frac{A_{\text{pixel}} - A_{\text{opaque}}}{A_{\text{pixel}}}$$

where $A_{\text{opaque}}$ is the opaque area in a pixel. As shown in Fig. 1, $A_{\text{opaque}}$ is decomposed as

$$A_{\text{opaque}} = A_{\text{data}} + A_{\text{scan}} + A_{\text{ground}}$$

$$+ A_{\text{TFT}} + A_{\text{CS}} - A_{\text{cross}}$$

where $A_{\text{data}} = L_{\text{data}} \times W_{\text{data}}$, $A_{\text{scan}} = L_{\text{scan}} \times W_{\text{scan}}$, and

$$A_{\text{ground}} = L_{\text{ground}} \times W_{\text{ground}}$$

are the areas of data line, scan line, and ground line, respectively, in the $(m,n)$th pixel, $A_{\text{TFT}} = W \times L$ is the area of the TFT, $A_{\text{CS}} = hA_{\text{pixel}}$ is the area of the storage capacitor, and $A_{\text{cross}} = W_{\text{data}} \times (W_{\text{scan}} + W_{\text{ground}})$ is the overlapping area between a scan line and a data line. The relation between $C_S/C_{\text{px}}$ and $h$ is

$$\frac{C_S}{C_{\text{px}}} \approx \frac{C_S}{C_{\text{LC}}} = \frac{h d_{\text{LC}}}{t_{\text{insn}} \epsilon_{\text{LC}} / \epsilon_{\text{insn}}}.$$ 

Fig. 5 shows the capacitance ratio $C_S/C_{\text{px}}$ as a function of $h$, with $d_{\text{LC}} = 4.67 \, \mu m$, $t_{\text{insn}} = 0.3 \, \mu m$, $\epsilon_{\text{insn}} = 6.9$, and $3.8 \leq \epsilon_{\text{LC}} \leq 11.7$. Take $W_{\text{FSC}} = 284 \, \mu m$, $0.128 < h_{\text{FSC}} < 0.309$ and $W_{\text{CF}} = 70 \, \mu m$, $0.443 < h_{\text{CF}} < 0.876$, respectively, as deduced from the operation windows shown in Fig. 2. Note that $0.55 \leq C_S/C_{\text{px}} \leq 0.9$ for the FSC LCDs and $0.80 \leq C_S/C_{\text{px}} \leq 0.96$ for the CF LCDs. Smaller $C_S/C_{\text{px}}$ ratio implies that smaller storage capacitance is needed to satisfy the holding constraint. Because the storage capacitor is opaque, larger $C_S/C_{\text{px}}$ ratio implies smaller AR. Note that $AR_{\text{FSC}} > AR_{\text{CF}}$, and the ratio $AR_{\text{FSC,max}}/AR_{\text{CF,max}}$ is about 1.7.

The backlight consumes the most power in the LCDs. Higher AR implies higher backlight efficiency or less power consumption. In the FSC LCDs, the backlight efficiency is three times that of the CF LCDs since no color filters are used. If $AR_{\text{FSC,max}}/AR_{\text{CF,max}}$ is about 2, then the total backlight power consumption of the FSC LCDs will be only one-sixth that of the CF LCDs. For example, if the 30 in CF LCDs require 130 W of backlight, then the 30 in FSC LCDs will require only 24 W to provide the same luminance. Similarly, for 2.4 in LCDs, if the CF LCDs require 500 mW of backlight, the FSC ones will require only 90 mW.

### C. Power Consumption

The power consumption of the data driver can be estimated as [11]

$$P = \frac{V_{\text{DD}}}{N_{\text{scan}}} \frac{C_{\text{data}} \Delta V_{\text{d,max}}}{2T_{\text{row}}} N_{\text{data}}$$

where $V_{\text{DD}}$ is the power supply voltage and $\Delta V_{\text{d,max}}$ is the maximum voltage swing on the data lines. Thus, the power consumption ratio between the FSC LCDs and the CF LCDs is close to 1.

### VI. CONCLUSION

Design constraints on the FSC LCDs have been derived and demonstrated with two different screen sizes. The FSC pixel design is less constrained in the holding, asymmetric kickback, and delay mechanisms, but is more strictly constrained in the charging phase. Higher AR and less power consumption can be achieved for the FSC LCDs due to the smaller storage capacitance needed. The line width and channel width are critical in large-size LCDs, especially in the FSC LCDs. Although the frame rate of the FSC LCDs is three times that of the CF LCDs, the power consumption in pixel-related circuitries of the FSC LCDs is close to that of the CF LCDs.

### REFERENCES


I-Yin Li (M’00) was born in Tainan, Taiwan, R.O.C., on May 18, 1977. She received the B.S. degree in civil engineering, the M.S. degree in applied mechanics, and the second M.S. degree in electrical engineering from the National Taiwan University, Taipei, Taiwan, in 1999, 2001, and 2007, respectively. She is currently with the Chi Mei Corporation, Jen Te, Taiwan.

Jean-Fu Kiang (M’89) was born in Taipei, Taiwan, R.O.C., on February 2, 1957. He received the B.S. and M.S. degrees from the National Taiwan University, Taipei, Taiwan, in 1979 and 1981, respectively, and the Ph.D. degree from the Massachusetts Institute of Technology, Cambridge, in 1989, all in electrical engineering. He was at the Schlumberger-Doll Research, Ridgefield, CT, during the summers of 1985 and 1986; IBM Watson Research Center, Yorktown Heights, NY, from 1989 to 1990; Bellcore, Red Bank, NJ, from 1990 to 1992; Siemens Electromedical Systems, Danvers, MA, from 1992 to 1994; and the National Chung-Hsing University, Taiwan, from 1994 to 1999. Since 1999, he has been a Professor in the Department of Electrical Engineering and the Graduate Institute of Communication Engineering, National Taiwan University. His current research interests include electromagnetic applications and systems, including wireless communications, antenna and radio frequency (RF) modules, and sensors.