Amorphous silicon TFT capacitance model using an effective temperature approach

J.B. Kuo and S.S. Chen

Indexing terms: Silicon, Thin film transistors, Amorphous semiconductors

An analytical capacitance model for a-Si:H thin film transistors, that considers deep and tail states simultaneously, is presented. Using an effective temperature approach and a charge-oriented concept, the localized deep and tail states have been considered in the capacitance model. As verified by the published data, this analytical capacitance model provides an accurate prediction of the C-V characteristics of an a-Si:H thin film transistor.

Introduction: Hydrogenated amorphous thin film transistors (a-Si:H TFTs) have been used for active matrix LCDs, complex arrays of electronic devices and large-area microelectronics using amorphous material [1]. To facilitate circuit design for a-Si:H digital control circuits, effective device models for a-Si:H TFTs are important. To date, DC models for a-Si:H TFTs have been reported [2-6]. However, for transient analysis, a capacitance model as for a typical MOS device as shown in Fig. 1 [7, 8] is important. Owing to the complicated distribution of localized acceptor states in the energy gap of amorphous silicon, an analytical capacitance model is difficult to obtain because analytical models of the free and trapped charges in the channel of the a-Si:H TFT are difficult to obtain. Shur et al. [9, 10] reported a capacitance model for a-Si:H TFTs based on field-dependent mobility. Neudeck et al. [11] developed a capacitance model but numerical iteration is required. In this Letter, using an effective temperature approach and charge-oriented concept, both deep and tail states can be included in deriving the analytical capacitance model in a simple way.

Model derivation: Consider a typical a-Si:H TFT with its cross-section as shown in Fig. 2. The source charge and the drain charge are as shown in eqns. 1 and 2 in Appendix 1. The total induced charge $Q_i$ at the gate is given by eqn. 3. $N_{ox}$ and $N_{ox}$ can be derived using an effective temperature approach [6]. The localized trapped charge density in a-Si:H can be computed by considering the distribution of localized acceptor states as shown in eqns. 4 and 5. Applying the Poisson equation in the a-Si:H TFT and using the relationship: $\frac{d}{dx}(\frac{1}{E_i} \frac{dE_i}{dx}) = \frac{d}{dx}(\frac{d\phi}{dx})$, the electric field is expressed by eqn. 6. By integrating the free carrier density in the vertical direction of the a-Si:H TFT from the oxide/a-Si interface ($x = 0$) to the end of the channel in the a-Si thin film ($x = l$), the total free carriers in the a-Si:H TFT can be obtained as shown in eqns. 7. Applying the Gauss law at the oxide/a-Si interface and considering the voltage drop in the oxide region, the transport current can be expressed by eqn. 8. The drain charge and the gate charge are described by eqns. 9 and 10, respectively. Therefore, the gate-to-drain capacitance $C_{gd}$ can be expressed as the sum of the gate-to-drain overlapped capacitance and the intrinsic gate-to-drain capacitance (similarly for the drain-to-gate capacitance) as shown below:

\[
C_{gd} = C_{gd} + C_{gd} + aQ_i/V, C_{gd} = C_{gd} + C_{gd} = C_{gd} + aQ_i/V, \]

Comparison with experiment data: To verify the analytical capacitance model using the effective temperature approach, an a-Si:H TFT with a channel length of 7μm and a channel width 150μm has been used in the study. The a-Si:H TFT has an a-Si thin film of 500Å and a gate oxide of 3000Å. The band mobility $\mu_b$ is 13.5 cm²/Vs. The effective density of states ($N_e$) is $5 \times 10^{12}$cm⁻³. Fig. 3a and b show the $C_{gd}$ against $V_{gs}$ characteristics of the a-Si:H TFT biased at $V_{ds} = 0, 5, 10, 15V$, based on the analytical model using the effective temperature approach and the published data [10]. A close fit between the model results and the published data can be observed.
Neglecting trapped charges, the effective temperature at the oxide/a-Si interface becomes $T_\text{ox} = 27T$. From eqns. 9-11, $C_{\text{ox}}$ and $C_{\text{in}}$ become as for conventional MOS devices.

**Appendix 1: Important equations:**

1. $Q_a = qW \int_0^L \left(1 - \frac{y}{L}\right) N_{\text{total}}(y) dy$
2. $Q_d = qW \int_0^L y N_{\text{total}}(y) dy$
3. $Q_s = -(Q_a + Q_d) = -qW \int_0^L N_{\text{total}}(y) dy$
4. $g(E) = g_a e^{\frac{E_{\text{F}} - E}{kT}} + g_c e^{\frac{E - E_{\text{F}}}{kT}}$
5. $E(\Psi) = \sqrt{2 \left(kT_A e^{\frac{\Psi_{\text{FC}}}{kT}} + kT_B e^{\frac{\Psi_{\text{FC}}}{kT}} + kT_C e^{\frac{\Psi_{\text{FC}}}{kT}}\right)}$
6. $n_A = g_a kT_A - \frac{g_a kT_A}{(V_T + \Psi)} + \frac{g_a kT_A}{V_T}$
7. $n_B = g_b kT_B - \frac{g_b kT_B}{(V_T + \Psi)} - \frac{g_b kT_B}{V_T}$
8. $n_C = g_c + \frac{g_c}{(V_T - \Psi)} + \frac{g_c}{V_T}$
9. $N_{\text{free}} = N_e \frac{qA}{(V_T - \Psi)} \left(e^{\frac{V_T}{kT}} - 1\right)$
10. $I_F = \frac{W}{L} \mu_n A \frac{N_{\text{ox}}}{(V_T - \Psi)} I_{\text{Fmax}}$
11. $Q_d = qW \int_0^L \frac{V_d}{V_s} I_{\text{Fmax}} N_{\text{free}} \Phi' d\Phi' d\Psi$

© IEEE 1993

References


### Cryogenic investigation of gate leakage and RF performances down to 50K of 0.2μm AlInAs/GaInAs/InP HEMTs

A. Sylvestre, P. Crozat, R. Adde, A. De Lustrac, Y. Jin, J.C. Harmand and M. Quillec

**Indexing terms:** Field effect transistors, Microwave devices, Semiconductor devices, Cryoelectronics

0.2μm AlInAs/GaInAs/InP LHEMT on InP with an undoped GaInAs layer to reduce gate leakage have been realised and their DC and RF properties have been investigated at cryogenic temperatures. The cutoff maximum frequencies of oscillation $f_{\text{max}}$ up to 260GHz are extrapolated at 50K from the maximum unilateral gain $\mu G_{\text{um}}$ determined using $S$ parameters measured up to 40GHz. Evolution of gate leakage current and RF characteristics against gate and drain biases are presented between 30 and 300K.

The cryogenic RF study of 0.2μm gated HEMTs on InP bonded on chip carriers has been reported up to ~10-12GHz [1]. We present an investigation down to 50K of lattice matched HEMTs on InP, with direct on-wafer coplanar $S$ parameter measurements up to 40GHz. The heterostructure grown by MBE (Fig. 1) consists of a 2500Å AlInAs/GaInAs buffer layer, a 300Å n.d. AlInAs spacer, a 60Å heavily Si doped (10^20cm^-3) AlInAs layer, a 100Å n.d. AlInAs layer, followed by a 50Å n.d. GaInAs layer to reduce gate leakage currents and gate capacitances and a 100Å Si doped (2×10^20cm^-3) GaInAs cap layer. A mixed and matched process is applied in the HEMT fabrication. Electrode pads and mesa area are patterned optically, and the gate is e-beam patterned with JEOL JBX53DII.

The shift in threshold voltage (300K–50K) is less than 0.1V ($V_T = -1.6V$). The structure has good breakdown characteristics shown by intensive RF testing up to $V_{ds} = 4V$ without failure. The maximum intrinsic transconductance $G_{\text{um}}$, which is obtained at $V_{ds} = -0.5V$ and low $V_{ds} = 0.6V$ rises from 500mS/mm at 300K to 690mS/mm at 50K. The corresponding gate leakage current $I_{\text{leak}}$ which at low $V_{ds}$ is essentially a tunnelling current, decreases in this temperature range from 8 to 4μA/mm. These values are much smaller than in conventional InP HEMTs with same gate length. Fig. 2 shows that at higher $V_{ds}$ (> 4.5V) another gate current component appears in the pinch-off region which is currently associated with impact ionisation [2]. We observe a peak, the amplitude...