A 50 to 94-GHz CMOS SPDT Switch Using Traveling-Wave Concept

Shih-Fong Chao, Huei Wang, Fellow, IEEE, Chia-Yi Su, and John G. J. Chern

Abstract—A fully integrated single-pole-double-throw transmit/receive switch has been designed and fabricated in standard bulk 90-nm complementary metal–oxide semiconductor (CMOS) technology. Traveling wave concept was used to minimize the insertion loss at higher frequency and widen the operating bandwidth. The switch exhibits a measured insertion loss of 2.7-dB, an input 1-dB compression point (input $P_{1\,dB}$) of 15 dBm, and a 29-dB isolation at the center frequency of 77 GHz. The total chip size is only 0.57 $\times$ 0.42 mm$^2$ including all testing pads. To our knowledge, this is the first CMOS switch demonstrated beyond 50 GHz, and the performances rival those monolithic microwave integrated circuit switches using standard GaAs PHEMTs.

Index Terms—Complementary metal-oxide semiconductor (CMOS) integrated circuits, millimeter-wave switches, metal–oxide-semiconductor field-effect transistor (MOSFET) switches.

I. INTRODUCTION

A HIGH-QUALITY microwave switch is a key building block of a radio frequency (RF) front end for time-division duplexing (TDD) communication systems. A switch with low insertion loss, high isolation, and required power handling capacity is demanded. For a high level of integration, the switch has to be integrated with the transceiver. The advantages of complementary metal–oxide semiconductor (CMOS) technology for RF and microwave control functions over GaAs are its low-cost structure and its integration potential of RF, intermediate frequency (IF), and baseband circuits on the same die. Owing to the continuous scaling down of the CMOS technology, RF/microwave building blocks have moved from low gigahertz to higher frequency applications [1], [2].

Recently, several CMOS T/R switches using series-shunt topology were published with good performances [3], [4]. However, due to the limitation of the CMOS process and circuit topology, their operating bandwidth are limited to low-gigahertz application. In [5], a 0.13-$\mu$m CMOS switch using an on-chip impedance transformation network has pushed the operating frequency up to 15 GHz and also improved the power handling capacity. A simple method using body-floating technique to increase the power handling capacity of a CMOS switch without increasing additional area is proposed in [6]. For high frequency applications, traveling wave concept is used in 0.18-$\mu$m and 0.13-$\mu$m CMOS switches to extend the operating frequency to about 50 GHz [7], [8]. Nevertheless, for operating frequencies above 50 GHz, switches are mostly dominated by GaAs switches due to their high performances [9]–[12]. However, GaAs switches based on HEMT devices need negative control voltages which are not compatible with most portable systems. Moreover, GaAs switches are difficult to meet the requirements for low cost and high level integration system applications.

In this letter, a single-pole-double-throw (SPDT) switch implemented in bulk CMOS 90-nm technology is demonstrated. With the traveling wave concept, the operating frequency can be extended to 94 GHz. The switch also demonstrates competitive performances as compared to those of GaAs switches. This SPDT switch presents a measured insertion loss of less than 3.3 dB from 50 to 94 GHz with isolation higher than 27 dB. The measured input $P_{1\,dB}$ is 15 dBm at the center frequency of 77 GHz.

II. CIRCUIT DESIGN AND ANALYSIS

Fig. 1 shows the circuit schematic of the SPDT traveling-wave switch. The SPDT switch is formed by connecting two distributed single-pole-single-throw (SPST) switches to a matching T-junction. The shunt transistors periodically load the inductive transmission line (line width = 3 $\mu$m) at an optimal length ($L_{cd} = 90 \mu$m) to form a distributed switch. In the on-state, the inductive transmission lines with the loaded off-state capacitances form a artificial line to pass the RF signals. In the off-state, the shunt on-state resistance shorts the RF signal to ground. The matching T-junction is formed by 50-$\Omega$ transmission lines (line width = 12 $\mu$m), and which is used to transform the isolated terminal into high impedance while the RF signals pass to the other terminal. Moreover, in order to compromise between the insertion loss and isolation, four stages are adopted in this distributed switch design. In the conventional GaAs-based HEMT switch designs using traveling-wave concept, large chip areas for ground-via holes are needed, which will cause the parasitic inductances and degrade the RF performances in the high frequencies [9], [10]. In the CMOS process, the large ground via-hole can be omitted and the device layout is more compact [7], [8]. Therefore, the CMOS traveling-wave switches are more attractive.

The total gate width of the metal-oxide-semiconductor field-effect transistors (MOSFETs) used in this design is 16 $\mu$m. The on-state resistance ($V_g = 1$ V) and off-state ($V_g = 0$ V) capacitance of a FET are 22 $\Omega$ and 12 $\Omega$, respectively. The gate bias is applied through a large resistor (2 k$\Omega$) to prevent RF signal leakage. It is also noted that in order to increase the power handling capacity, the floating-body technique is utilized in this design, similar to that in [6].
In this design, for the consideration of the system integration, the transmission line is implemented by thin-film microstrip line [13], [14]. Fig. 2 shows the cross section of the thin-film microstrip line used in 90-nm CMOS technology. The signal line and ground plane is realized by the top metal 9 and bottom metal 1, respectively. The top metal 9 was formed using ultra-thick metal with thickness of 3.4 µm to minimize the RF signal loss. Fig. 3 shows the simulated insertion loss of the thin-film microstrip line with line length of 300 µm and a width of 12 µm \((Z_0 = 50 \Omega)\), and the simulated insertion loss is 0.15–0.2 dB from 50 to 110 GHz.

III. MEASUREMENT

The SPDT switch was designed and fabricated in standard MS/RF 90-nm CMOS technology. The chip photo of this SPDT switch is shown in Fig. 4, and the overall chip size (including the testing pads) is only 0.57 mm \(\times\) 0.42 mm. Without the large ground via-hole of a HEMT device, the CMOS switch could have a much more compact chip size than a GaAs PHEMT switch.

RF performances of this SPDT switch were tested via on-wafer probing using 8510C network analyzer with millimeter-wave test set. Two-port \(S\)-parameters were calibrated to the probe tips using an SOLT calibration kit. Simulated and measured results are shown in Fig. 5. In Fig. 5(a), the measured insertion loss is 2.7 dB at center frequency of 77 GHz with input return loss better than –20 dB. The measured insertion loss also show a wideband performance of less than 3.3 dB from 50 to 94 GHz. The measured isolation is about 29 dB at 77 GHz, and is better than 27 dB from 50 to 110 GHz. The measured phase response and group delay of \(S_{21}\) are shown in

Fig. 1. Circuit schematic of the 77-GHz SPDT switch.

Fig. 2. Cross section of the thin-film microstrip line in 90-nm CMOS technology.

Fig. 3. Simulated insertion loss of the thin-film microstrip line with line of 300 µm and width of 12 µm \((Z_0 = 50 \Omega)\).

Fig. 4. Chip photo of the SPDT switch, and the total chip size is 0.57 \(\times\) 0.42 mm².

Fig. 5. Simulation and measured \(S\) parameters of the SPDT switch. (a) Insertion loss \((S_{21})\) and input return loss \((S_{11})\); (b) Isolation \((S_{31})\).
Fig. 6. Measured phase response and group delay at the thru-port.

Fig. 7. Measured output power versus input power at the thru-port of the SPDT switch at 77 GHz.

TABLE I
PERFORMANCES SUMMARY OF THE CMOS SPDT SWITCH AND RECENTLY PUBLISHED GaAs HEMT SWITCHES

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Technology</th>
<th>Frequency (GHz)</th>
<th>Insertion loss (dB)</th>
<th>Isolation (dB)</th>
<th>Chip size (mm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[9]</td>
<td>0.15-μm GaAs HEMT</td>
<td>50-70</td>
<td>&lt; 1.8</td>
<td>&gt; 32</td>
<td>3.5</td>
</tr>
<tr>
<td>[10]</td>
<td>0.1-μm GaAs HEMT</td>
<td>15-80</td>
<td>&lt; 3.6</td>
<td>&gt; 25</td>
<td>2.25</td>
</tr>
<tr>
<td>[11]</td>
<td>0.15-μm GaAs HEMT</td>
<td>40-85</td>
<td>&lt; 2</td>
<td>&gt; 30</td>
<td>1.45</td>
</tr>
<tr>
<td>[12]</td>
<td>0.15-μm GaAs HEMT</td>
<td>20-110</td>
<td>&lt; 5</td>
<td>&gt; 23</td>
<td>0.68</td>
</tr>
<tr>
<td></td>
<td><strong>This work</strong></td>
<td><strong>50-90</strong></td>
<td><strong>&lt; 3.3</strong></td>
<td><strong>&gt; 27</strong></td>
<td><strong>0.24</strong></td>
</tr>
</tbody>
</table>

Fig. 6. It is observed that the switch has a linear phase variation and a flat group delay. The power performance is measured via a millimeter-wave signal generator with a PA module. Fig. 7 shows the measured output power versus input power from port 1 to port 2 in the on-state at 77 GHz, and the measured input P1dB is about 15 dBm. Table I shows the comparisons of this work and recently published monolithic microwave integrated circuit (MMIC) switches over the same frequency range. This CMOS SPDT switch shows competitive insertion loss and isolation performances compared with those of GaAs HEMT switches while with a smallest chip size of 0.24 mm².

IV. CONCLUSION
A high performance SPDT switch using CMOS 90-nm technology has been designed, fabricated, and tested. With the traveling-wave concept, the operating frequency is extended to the W-band. The switch shows a wideband performance of insertion loss less than 3.3 dB from 50 to 94 GHz and isolation higher than 27 dB from 50 to 110 GHz. The measured input P1dB is 15 dBm at the center frequency of 77 GHz. The total chip size is only 0.24 mm². To the best of our knowledge, this is the first CMOS switch demonstrated beyond 50 GHz, which rivals the MMIC switches in GaAs PHEMT technologies.

ACKNOWLEDGMENT
The authors would like to thank Dr. Z.-M. Tsai and Dr. K.-Y. Lin, National Taiwan University, Taipei, Taiwan, R.O.C., for their valuable suggestions.

REFERENCES